

ATS'12



The 21st Asian Test Symposium

November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan

Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation
- Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

- Organizing Committee

Information

Latest News!!


Online Registration has been closed!

Sponsored by

IEEE Computer Society Test Technology Technical Council
Kyushu Institute of Technology

In cooperation with

The IEICE Information and Systems Society Technical Committee on Dependable Computing
Japan Science and Technology Agency



Scopes

The Asian Test Symposium (ATS) provides an international forum for engineers and researchers from all countries of the world, especially from Asia, to present and discuss various aspects of device, board and system testing with design, manufacturing and field considerations in mind.

Major topics include, but are not limited to:

- Automatic Test Pattern Generation (ATPG)
- Analog Test / Mixed-Signal Test
- Boundary Scan Test
- Board and System Test
- Built-In Self-Test
- Design for Testability (DFT)
- Design Verification and Validation
- Defect-Based Testing
- Delay and Performance Test
- Fault Modeling and Simulation
- Fault Tolerance
- High-Speed I/O Test / RF Testing
- Memory Test / FPGA Test
- On-Line Test
- System-on-a-Chip Test
- System-in-package (SiP)/ 3D Test
- Software Testing / Software Design for Testing

- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

- Diagnosis and Debug
- Dependable System
- Economics of Test
- Test Compression
- Temperature/Power-aware Test
- Test Quality
- Yield Analysis and Enhancement

Submissions

Regular Session:

The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. Paper submissions should be complete manuscripts, up to six pages (including figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. ([For more details...](#))

Key Dates (Regular Session)

Submission deadline: May 25, 2012 --> June 10th, 2012 --> June 15th, 2012

Notification of acceptance: Aug. 5, 2012

Camera ready copy: Aug. 31, 2012

Industry Session:

This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. ([For more details...](#))

Key Dates (Industry Session)

Submission deadline: Jul. 5, 2012 --> Jul. 19th, 2012

Notification of acceptance: Aug. 5, 2012

Camera ready copy: Aug. 31, 2012

Doctoral Thesis Award:

The Award serves the purpose to promote most impactful doctoral student work, to provide the students with the exposure to the community and the prospective employers, and to support interaction between academia and industry in the field of test technology. This major Award is named after Prof. Edward J. McCluskey, a key educator and mentor in the fields of test technology, logic design, and reliability. [CFP\(pdf\)](#)

Key Dates (Doctoral Thesis Award)

Submission deadline: Sep. 5th, 2012

Notification of acceptance: Sep. 20, 2012

More Information

For general information

General Chair: Kazumi Hatayama (ats12-gc@aries30.cse.kyutech.ac.jp)

For submission related information

Program Chair: Hiroshi Takahashi (ats12-pc@aries30.cse.kyutech.ac.jp)

ATS'12



The 21st Asian Test Symposium

November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan

Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation
- Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

- Organizing Committee

Information

Latest News!!


Online Registration has been closed!

Sponsored by

IEEE Computer Society Test Technology Technical Council
Kyushu Institute of Technology

In cooperation with

The IEICE Information and Systems Society Technical Committee on Dependable Computing
Japan Science and Technology Agency



Scopes

The Asian Test Symposium (ATS) provides an international forum for engineers and researchers from all countries of the world, especially from Asia, to present and discuss various aspects of device, board and system testing with design, manufacturing and field considerations in mind.

Major topics include, but are not limited to:

- Automatic Test Pattern Generation (ATPG)
- Analog Test / Mixed-Signal Test
- Boundary Scan Test
- Board and System Test
- Built-In Self-Test
- Design for Testability (DFT)
- Design Verification and Validation
- Defect-Based Testing
- Delay and Performance Test
- Fault Modeling and Simulation
- Fault Tolerance
- High-Speed I/O Test / RF Testing
- Memory Test / FPGA Test
- On-Line Test
- System-on-a-Chip Test
- System-in-package (SiP)/ 3D Test
- Software Testing / Software Design for Testing

- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

- Diagnosis and Debug
- Dependable System
- Economics of Test
- Test Compression
- Temperature/Power-aware Test
- Test Quality
- Yield Analysis and Enhancement

Submissions

Regular Session:

The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. Paper submissions should be complete manuscripts, up to six pages (including figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. ([For more details...](#))

Key Dates (Regular Session)

Submission deadline: May 25, 2012 --> June 10th, 2012 --> June 15th, 2012

Notification of acceptance: Aug. 5, 2012

Camera ready copy: Aug. 31, 2012

Industry Session:

This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. ([For more details...](#))

Key Dates (Industry Session)

Submission deadline: Jul. 5, 2012 --> Jul. 19th, 2012

Notification of acceptance: Aug. 5, 2012

Camera ready copy: Aug. 31, 2012

Doctoral Thesis Award:

The Award serves the purpose to promote most impactful doctoral student work, to provide the students with the exposure to the community and the prospective employers, and to support interaction between academia and industry in the field of test technology. This major Award is named after Prof. Edward J. McCluskey, a key educator and mentor in the fields of test technology, logic design, and reliability. [CFP\(pdf\)](#)

Key Dates (Doctoral Thesis Award)

Submission deadline: Sep. 5th, 2012

Notification of acceptance: Sep. 20, 2012

More Information

For general information

General Chair: Kazumi Hatayama (ats12-gc@aries30.cse.kyutech.ac.jp)

For submission related information

Program Chair: Hiroshi Takahashi (ats12-pc@aries30.cse.kyutech.ac.jp)

IEEE Asian Test Symposium 2012

Registration Application Procedures

Registration Fee

Category	Early Registration (on and before October 18, 2012)	Late Registration (on and after October 19, 2012)
Symposium (Members)	JPY 45,000	JPY 54,000
Symposium (Non-members)	JPY 57,000	JPY 69,000
Symposium (Student/Life/Retired members)	JPY 11,000	JPY 13,000
Symposium (Student non-members)	JPY 14,000	JPY 17,000
Symposium 1st-day-only [Nov.20] (Members)	JPY 27,000	JPY 27,000
Symposium 1st-day-only [Nov.20] (Non-members)	JPY 34,000	JPY 34,000
Tutorial Full Day (Members)	JPY 23,000	JPY 30,000
Tutorial Full Day (Non-members)	JPY 32,000	JPY 42,000
Tutorial Full Day Others (Students/Life/Retired)	JPY 13,000	JPY 17,000
Tutorial Half Day (Members)	JPY 14,000	JPY 18,000
Tutorial Half Day (Non-members)	JPY 18,000	JPY 25,000
Tutorial Half Day Others (Students/Life/Retired)	JPY 9,000	JPY 11,000

*Extra social event tickets JPY10,000

Registration fee includes:

Symposium (Members)	proceedings social event (reception on Nov.19, tour, banquet on Nov.21)
Symposium (Non-members)	proceedings social event (reception on Nov.19, tour, banquet on Nov.21)
Symposium (Student/Life/Retired members)	proceedings
Symposium (Student non-members)	proceedings
Symposium 1st-day-only [Nov.20] (Members)	proceedings reception on Nov. 19
Symposium 1st-day-only [Nov.20] (Non-members)	proceedings reception on Nov. 19

*IEEE member rate is also applied for IEICE members.

*Registration fee for IEEE member and Non-member includes social event tickets.

*Student/Life/Retired member fees do not include the social event (the reception, the tour and the banquet).

*At least one author must register with the paper reference number by September 7.

*Participant lists including name, affiliation, and country will be distributed to attendees.

*If you need to cancel or edit, please contact westec_op13@west.jtb.jp

*Only be issued a receipt in full amount of registration (Include:social event ticket, extra ticket)

If you need a receipt of hotel, please contact westec_op13@west.jtb.jp

*If you need change of item about receipt, Please contact westec_op13@west.jtb.jp

*We will pass ireceipt at the venue on the day.

For domestic participants:

日本の方はお支払いの際、銀行振込にて御願いいたします。

会議の運営経費削減にご協力ください。

Registration Procedure

Please complete your registration by logging-in to your "My Page".

If you have not yet registered your personal information, please first complete the required items on the ID Application page in order to obtain a log-in ID and Password.

Payment Procedure

After you complete your reservation, please click the "Full Payment" button displayed on the Payment Status page.

Credit Card payment, Convenience Store payment, Pay-easy are acceptable for the Symposium. In order to make your reservation, a full deposit will be necessary. Payment must be made latest on or before 5 November, 2012.

[How to pay by credit card]

The credit cards listed below can be used to make payments.

Visa, MasterCard®, JCB, AMEX, Dinners Club

1. For VISA, Master Card®, and JCB cardholders

This system supports 3-D Secure for certain cardholders in order to provide a more secure online payment experience.

What is 3-D Secure?

This system adds an authentication step to the online payment process by requiring the user to enter a previously registered password on an authentication screen provided by the credit card issuer. International credit card brands VISA, MasterCard®, and JCB recommend that merchants make use of this system.

Credit card issuers use different names to refer to their implementation of 3-D Secure, including **Verified by VISA (used by VISA)**, **MasterCard® SecureCode™ (MasterCard®)**, and **J/Secure™ (JCB)**.

*Some issuers allow cardholders to use the same password they have been assigned for accessing their monthly statements online or having them sent by email. If this password is not entered, or if an incorrect password is entered, the online transaction will not be completed.

*If you forget your password or experience other authentication-related issues, please contact your credit card issuer. (For more information, see your credit card issuer's website.)

*In terms of the actual payment process, once you have entered your card information (issuer, card number, expiration date, and cardholder name), click the "Next" button to proceed to the credit card issuer's authentication screen.

2. For AMERICAN EXPRESS (AMEX) and Diners Club International cardholders

Card number, expiration date and security code will be required for the payment.

*The security code is the last 3 digits of the number printed above the card holder signature area on the back of the card.

*For American Express cards, this is the 4 digits number stamped above the card number on the front of the card.

For more details on the credit card payment, please refer to *About Payment* on My Page.

For domestic participants:

日本の方はお支払いの際、銀行振込にて御願いいたします。

会議の運営経費削減にご協力ください。

*銀行振込で手順がご不明な場合は、JTBまでご連絡をお願い致します。westec_op13@west.itb.jp
お振込先情報をお送りさせていただきます。

*銀行振込の際のお振込手数料はご参加者様負担となりますので、予めご了承お願いいたします。

*銀行振り込みの送金の期限は、10月25日までです。参加登録後、1週間以内にお振込お願い致します。

*Early Registration期間中にお振込が確認できない場合は、Late Registrationの料金が適用されますので、ご注意ください。

*WEB上の事前参加受付けの終了後は、当日現金にてお支払いただきます。

Confirmation

Your registration will be completed upon receipt of your on-line registration information and payment.

A "Confirmation sheet" button will be displayed when you complete your registration.

Please print out your confirmation slip by clicking the "Confirmation sheet" button and bring it with you to the On-site Registration Desk.

Cancellation

*In case of cancellation, your registration fee will be refunded after deducting the cancellation fees as shown below.

*Please note all refunds will be made after the Conference/the Symposium.

Cancellation Fee

On or Before October 18	JPY 5,000
On or After October 19	100% of the registration fee/No refund

If you wish to cancel your registration, please contact westec_op13@west.itb.jp.

Deadline for Registration

The deadline for online registration is

23:59 of November 5, 2012, Japan Standard Time (GMT+9)

Inquiries for Registration

Please send us your inquiries by logging-in to your "My Page" and clicking on the "Inquiry" button.

JTB Western Japan Corp.,
MICE Center
IEEE Asian Test Symposium 2012

TEL: +81-6-6252-2861
FAX: +81-6-6252-2862
E-mail: westec_op13@west.itb.jp
Office hours: 9:30-17:30 (weekdays only)

Close

Accommodations Application Procedures

General Information

JTB Western Japan Corp. (JTB) has been appointed as an official travel agent for the Conference and will handle hotel accommodations.

Hotel assignment will be made on a first-come, first-served basis.

*Please check the hotel list for details of accommodations.

*Rates are valid for the stay from November 18, 19, 20, 21, 22, to 23 2012

*The hotel rates are per person, per night, including service charge and consumption tax with Breakfast.

*All guests are required to make own arrangements to the hotel from airports or railway stations.

*Minimum number required is 1 person.

HOTEL MAP

Hotel Information

*Please click on each hotel name to confirm hotel information.

*You can check hotel fees of each day or room type by clicking on "Room Rate".

Hotel Name	Room Type, Number of Person(s), etc.	Room Rate
1.Hotel Nikko Niigata	Single room 1 person(s) with breakfast	JPY10,500 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY9,500 to JPY15,500 Room Rate
2.ANA Crowne Plaza Hotel Niigata	Single room 1 person(s) with breakfast	JPY12,050 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY9,975 to JPY14,700 Room Rate
3.Niigata Tokyu Inn	Single room 1 person(s) with breakfast	JPY7,900 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY6,900 to JPY10,400 Room Rate
4.Niigata Daiichi Hotel	Single room 1 person(s) with breakfast	JPY6,850 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY6,450 to JPY9,050 Room Rate
5.Niigata Station Hotel	Single room 1 person(s) with breakfast	JPY6,800 Room Rate
	Twin room 1 person(s) to 2 person(s) with breakfast	JPY6,275 to JPY7,850 Room Rate

Reservation Procedure

Please complete your reservation by logging-in to your "My Page".

*If you have not yet registered your personal information, please first complete the required items on the ID Application page in order to obtain a log-in ID and Password.

Payment Procedure

After you complete your reservation, please click the "Full Payment" button displayed on the Payment Status page.

Credit Card payment, Convenience Store payment, Pay-easy are acceptable for the Symposium. In order to make your reservation, a full deposit

will be necessary. Payment must be made latest on or before 5 November, 2012.

[How to pay by credit card]

The credit cards listed below can be used to make payments.

Visa, MasterCard®, JCB, AMEX, Diners Club

1. For VISA, Master Card®, and JCB cardholders

This system supports 3-D Secure for certain cardholders in order to provide a more secure online payment experience.

What is 3-D Secure?

This system adds an authentication step to the online payment process by requiring the user to enter a previously registered password on an authentication screen provided by the credit card issuer. International credit card brands VISA, MasterCard®, and JCB recommend that merchants make use of this system.

Credit card issuers use different names to refer to their implementation of 3-D Secure, including **Verified by VISA (used by VISA)**, **MasterCard® SecureCode™ (MasterCard®)**, and **J/Secure™ (JCB)**.

*Some issuers allow cardholders to use the same password they have been assigned for accessing their monthly statements online or having them sent by email. If this password is not entered, or if an incorrect password is entered, the online transaction will not be completed.

*If you forget your password or experience other authentication-related issues, please contact your credit card issuer. (For more information, see your credit card issuer's website.)

*In terms of the actual payment process, once you have entered your card information (issuer, card number, expiration date, and cardholder name), click the "Next" button to proceed to the credit card issuer's authentication screen.

2. For AMERICAN EXPRESS (AMEX) and Diners Club International cardholders

Card number, expiration date and security code will be required for the payment.

*The security code is the last 3 digits of the number printed above the card holder signature area on the back of the card.

*For American Express cards, this is the 4 digits number stamped above the card number on the front of the card.

For more details on the credit card payment, please refer to *About Payment* on My Page.

*If you would like to pay by bank transfer, please contact westec_op13@west.jtb.jp

*In case of bank transfer, a remittance fee will be added to your remittance form.

*If you need change of item about receipt, Please contact westec_op13@west.jtb.jp

Confirmation

The Confirmation button will be displayed when you complete your reservation. Please print your confirmation slip by clicking the Confirmation button and bring it with you to the reception desk upon checking-in at the hotel.

Cancellation / Revision

*In case of cancellation, your deposit will be refunded after deducting the cancellation fees as follows.

*Please revise and/or cancel your reservation by logging-in to your "My Page".

*Cancellation fee when notice is given

8 days or more days prior to the first night of stay...0% of daily room rate

2 to 7 days before the first night of stay...20% of daily room rate

1 day before the first night of stay...40% of daily room rate

The first night of stay if notice given before noon(Japan Time) on check-in day...50% of daily room rate

The first night of stay if no notice given...100% of daily room rate

Deadline for Accommodations

The deadline for Reservations on this site is

23:59 of November 5, 2012 Japan Standard Time (GMT+9)

(Please note that reservations will also be closed when all the accommodations have become full.)

Inquiries for Accommodations

Please send us your inquiries by logging-in to your "My Page" and clicking on the "Inquiry" button.

JTB Western Japan Corp.,
MICE Center
IEEE Asian Test Symposium 2012

TEL: +81-6-6252-2861
FAX: +81-6-6252-2862
E-mail: westec_op13@west.jtb.jp
Office hours: 9:30-17:30 (weekdays only)

閉じる

ATS'12



The 21st Asian Test Symposium
November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan



Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

ATS'12 at a Glance

		Room 302 A/B	Room 301 A	Room 301 B
Nov.19 (Mon.)	9:15- 12:15		Tutorial 1 (Room 301 B)	
	12:15- 13:45		Lunch Time	
	13:45- 16:45		Tutorial 2 (Room 301 B)	
	18:00-		Welcome Reception (Hotel Nikko Niigata 4F)	
Nov.20 (Tue.)	9:30- 10:40		Plenary Session 1 (Marine Hall)	
	10:40- 11:00		Coffee Break	
	11:00- 12:20		Plenary Session 2 (Marine Hall)	
	12:20- 13:40		Lunch Time	
	13:40- 15:20	3A Industry Session 13:40-14:40 Oral @ 302A/B 14:40-15:40 Poster@ Foyer	3B Diagnosis and Debug	3C System-in-Package (SiP)/3D IC Test
	15:20- 15:40		Coffee Break	
	15:40- 17:20	4A (Special Session 1) Quantum Informatics	4B (Special Session 2) Dependable VLSI	4C Test Compaction/Test Quality
	9:15- 10:30	5A Temperature / Power-Aware Test I	5B Dependable Systems/Memory Test	5C Design Verification and Validation/Software Design for Testing
	10:30- 10:50		Coffee Break	
	10:50- 12:30	6A Temperature / Power-Aware Test II	6B Analog Test and High-Speed I/O Test I	6C Board and System Test

- Organizing Committee
 - Program Committee
 - Steering Committee
- Related Links**
- WRTLT'12
 - PRDC'12

	Nov.21 (Wed.)			
	12:30- 13:30	Lunch Time		
	13:30- 15:10	7A(Special Session 3) Power-Aware Testing: Present and Future	7B(Special Session 4) Post-Silicon Measurements and Tests /Analog Test and High- Speed I/O Test II	7C Panel: Board / System Test
	15:20- 22:00	Social Program		
Nov.22 (Thu)	9:15- 10:30	8A Embedded Tutorial Yield Analysis	8B Built-In Test and Built-In Characterization Technique	8C ATPG
	10:30- 10:50	Coffee Break		
	10:50- 12:05	9A Yield Analysis and Enhancement	9B DFT/On-Line Test	9C Delay and Performance Test

ATS'12



The 21st Asian Test Symposium
November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan



Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

ATS'12 Advance Program

Jump to November 19th, 20th, 21st, 22nd

Nov. 19th, 2012

9:15-12:15 Tutorial 1

Beyond DFT: The Convergence of DFM, Variability, Yield, Diagnosis and Reliability
S. Venkataraman (Intel), R. Aitken (ARM)

13:45-16:45 Tutorial 2

Power-Aware Testing and Test Strategies for Low Power Devices
P. Girard (LIRMM), N. Nicolici (McMaster Univ.), X. Wen (Kyushu Inst. Tech.)

Nov. 20th, 2012

9:30-10:40 Plenary Session 1

Keynote Address I:
On-Chip Sensors to Support Parametric Test and Diagnosis
J. A. Abraham (Univ. Texas)

Keynote Address II:

VLSI Design and Testing for Enhanced Systems Dependability
S. Asai (CREST and Rigaku Corp.)

11:00-12:20 Plenary Session 2

Invited Talk I:
3-D Integration Technology and Future Trend
M. Koyanagi (Tohoku Univ.)

Invited Talk II:

Next-Generation Testing: Towards a New Level of Abstraction
P. Wohl (Synopsys)

13:40-15:40 Session 3A (Industry Session)

13:40-14:40 Oral Presentation
14:40-15:40 Poster Presentation

An Effective At-speed Scan Testing Approach Using Multiple-Timing Clock Waveforms
H. Iwata, Y. Maeda, J. Matsushima, M. Takakura (Renesas)

LBIST/APTG technologies used for on-demand digital logic testing in Automotive Circuits

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT12
- PRDC'12

D. Meehl, B. Petrakis, P. Zhang (Cadence)

Portable/Desktop Testing Solution for Engineering with Cloud
N. Takahashi, T. Watanabe, T. Suzuki, M. Kimura (Advantest)

Characteristics Variability Evaluation of Actual LSI Transistors with Nanoprobing
M. Fukui, Y. Nara, J. Fuse (Hitachi High-Tech.)

F-matrix (ABCD-matrix) Circuit Simulation Built in IC Test Program
H. Okawara (Advantest)

Addressing Test Challenges in Advanced Technology Nodes
Y. Zorian (Synopsys)

13:40-15:20 Session 3B Diagnosis and Debug

Chair: H. -J Wunderlich (Univ. Stuttgart)

Diagnosis of Cell Internal Defects With Multi-Cycle Test Patterns

X. Fan (Univ. Iowa), M. Sharama, W. -T. Cheng (Mentor Graphics), S. M. Reddy (Univ. Iowa)

Automated Post-Silicon Debugging of Failing Speedpaths

M. Dehbashi (Univ. Bremen), G. Fey (German Aerospace Center)

SAT-based automatic rectification and debugging of combinational circuits with LUT insertions

S. Jo, T. Matsumoto, M. Fujita (Univ. Tokyo)

A new look ahead technique for customized testing in Digital Microfluidic Biochips

P. Roy, H. Rahaman (Bengal Engineering and Science Univ.), P. Dasgupta (Indian Inst. Management)

13:40-15:20 Session 3C System-in-Package (SiP) / 3D IC Test

Chair: D. Xiang (Tsinghua Univ.)

TSV Stress-Aware ATPG for 3D Stacked ICs

S. Deutsch, K. Chakrabarty (Duke Univ.), S. Panth, S. K. Lim (Georgia Inst. Tech.)

Linear Programming Formulations for Thermal-Aware Test-Scheduling of 3D-Stacked Integrated Circuits

S. K. Millican, K. K. Saluja (Univ. Wisconsin)

Programmable Leakage Test and Binning for TSVs

Y. -H. Lin, S. -Y. Huang (National Tsing Hua Univ.), K. -H. Tsai, W. -T. Cheng (Mentor Graphics)

15:40-17:20 Session 4A (Special Session 1)**Quantum Informatics: Classical Circuit Synthesis, Resource Optimisation and Benchmarking**

Organizer: Ilia Polian (Univ. Passau)

Counting Gates, Moving Qubits: Evaluating the Execution Cost of Quantum Circuits
R. V. Meter (Keio Univ.)

Programming a Topological Quantum Computer
S. Devitt, K. Nemoto (National Inst. Info.)

An Optimization Problem for Topological Quantum Computation
S. Yamashita (Ritsumeikan Univ.)

Classical challenge problems to realise a surface code quantum computer
A. Fowler (Univ. Melbourne)

15:40-17:20 Session 4B (Special Session 2)**Dependable VLSI**

Organizer: X. Gu (Huawei Tech.)

Soft Error Issues with Scaling Technologies

S. Baeg, J. Bae, S. Lee, C. S. Lim, S. H. Jeon, H. Lee (Hanyang Univ.)

In-field Testing of NAND Flash Storage: Why and How?

Y. Hu (ICT/CAS), X. Gu (Huawei Tech.), X. Li (ICT/CAS)

A Few Design Techniques for "Dependability" of an SOC
J. Qian (AMD)

Accessing Embedded DfT Instruments with IEEE P1687

E. Larsson (Lund Univ.), F. G. Zadegan (Linkoping Univ.)

15:40-17:20 Session 4C Test Compaction / Test Quality

Chair: T. Hosokawa (Nihon Univ.)

Multi-Level EDT to Reduce Scan Channels in SoC Designs
G. Li, J. Qian, P. Li, G. Zuo (AMD)

On Utilizing Test Cube Properties to Reduce Test Data Volume Further
X. Lin, J. Rajski (Mentor Graphics)

Note on Layout-Aware Weighted Probabilistic Bridge Fault Coverage
M. Arai, Y. Shimizu, K. Iwasaki (Tokyo Metropolitan Univ.)

Tailoring Tests for Functional Binning of Integrated Circuits
S. Sindia, V. D. Agrawal (Auburn Univ.)

Nov. 21st, 2012

9:15-10:30 Session 5A Temperature / Power-Aware Test I

Chair: M. Yoshimura (Kyushu Univ.)

A Thermal-Driven Test Application Scheme for 3-Dimensional ICs
D. Xiang, K. Shen, Y. Deng (Tsinghua Univ.)

A Transition Isolation Scan Cell Design for Low Shift and Capture Power
Y. -T. Lin, J. -L. Huang (National Taiwan Univ.), X. Wen (Kyushu Insti. Tech.)

A Probabilistic and Constraint Based Approach for Low Power Test Generation
H. Sabaghian-Bidgoli, M. Namaki-Shoushtari, Z. Navabi (Univ. Tehran)

9:15-10:30 Session 5B Dependable Systems / Memory Test

Chair: S. Gupta (Univ. Southern California)

Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection
Y. Ohkawa, Y. Miura (Tokyo Metropolitan Univ.)

Impact of Resistive-Bridge Defects in TAS-MRAM Architectures
J. Azevedo, A. Virazel, A. Bosio, L. Dilillo, P. Girard, A. Todri (LIRMM), G. Prenat (CEA/SPINTEC), J. Alvarez-Herault, K. Mackay (CROCUS Tech.)

SoftPCM: Enhancing Energy Efficiency and Lifetime of Phase Change Memory in Video Applications via Approximate Write
Y. Fang, H. Li, X. Li (ICT/CAS)

9:15-10:30 Session 5C Design Verification and Validation / Software Design for Testing

Chair: S. Fukumoto (Tokyo Metropolitan Univ.)

A Generalized Theory for Formal Assertion Coverage
S. Das (IIT Kharagpur), A. Banerjee (Indian Statistical Inst.), P. Dasgupta (IIT Kharagpur)

Error Model Free Automatic Design Error Correction of Complex Processors Using Formal Methods
A. M. Gharehbaghi (JST), M. Fujita (Univ. Tokyo)

Hardware-Accelerated Workload Characterization for Power Modeling and Fault Injection
A. Krieg, J. Grinschgl, C. Steger, R. Weiss (Graz Univ.), H. Bock, J. Haid (Infineon Tech.),

10:50-12:30 Session 6A Temperature / Power-Aware Test II

Chair: H. Li (ICT/CAS)

Scan Test Power Simulation on GPGPUs
S. Holst, E. Schneider, H. -J. Wunderlich (Univ. Stuttgart)

Power Supply Noise Sensor based on Timing Uncertainty Measurements
M. Valka, A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel (LIRMM), P. Debaud, S. Guilhot (ST-Ericsson)

Peak Power Estimation: a Case Study on CPU Cores
P. Bernardi, M. D. Carvalho, E. Sanchez, M. S. Reorda (Politecnico di Torino), A. Bosio, L. Dilillo, P. Girard, M. Valka (LIRMM)

Low Power BIST for Scan-Shift and Capture Power
 Y. Sato, S. Wang, T. Kato, K. Miyase, S. Kajihara (Kyushu Inst. Tech.)

10:50-12:30 Session 6B Analog Test and High-Speed I/O Test I

Chair: M. Hashizume (Univ. Tokushima)

Two-Tone Signal Generation for Communication Application ADC Testing
 K. Kato, F. Abe, K. Wakabayashi, C. Gao, T. Yamada, H. Kobayashi (Gunma Univ.), O. Kobayashi (STARC), K. Niitsu (Gunma Univ.)

A New Procedure for Measuring High-Accuracy Probability Density Functions
 T. J. Yamaguchi (Advantest), K. Asada (Univ. Tokyo), K. Niitsu (Gunma Univ.), M. Abbas, S. Komatsu (Univ. Tokyo), H. Kobayashi (Gunma Univ.), J. A. Moreira (Advantest)

Design of a High Bandwidth Interposer for Performance Evaluation of ATE Test Fixtures at the DUT Socket
 J. Moreira (Advantest)

Spectral Estimation Based Acquisition of Incoherently Under-Sampled Periodic Signals : Application to Bandwidth Interleaving
 D. Bhatta, N. Tzou (Georgia Inst. Tech.), H. Choi (Samsung), A. Chatterjee (Georgia Inst. Tech.)

10:50-12:30 Session 6C Board and System Test

Chair: K. -J. Lee (National Cheng Kung Univ.)

Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines
 F. Ye (Duke Univ.), Z. Zhang (Huawei Tech.), K. Chakrabarty (Duke Univ.), X. Gu (Huawei Tech.)

Adaptive Board-Level Functional Fault Diagnosis Using Decision Trees
 F. Ye (Duke Univ.), Z. Zhang (Huawei Tech.), K. Chakrabarty (Duke Univ.), X. Gu (Huawei Tech.)

Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs
 A. Cook, D. Ull, M. Elm, H. -J. Wunderlich (Univ. Stuttgart), H. Randoll, S. Dohren (Bosch)

13:30-15:10 Section 7A (Special Session 3)

Power-Aware Testing: Present and Future

Organizer: X. Wen (Kyushu Inst. Tech.)

Moderator: S.M. Reddy (Univ. Iowa)

Why and How Controlling Power Consumption During Test: A Survey
 A. Bosio, L. Dilillo, P. Girard, A. Todri, A. Virazel (LIRMM)

PowerMAX: Fast Power Analysis during Test
 W. Zhao, M. Tehranipoor (Univ. Connecticut)

Current and Future Directions in Automatic Test Pattern Generation for Power Delivery Network Validation
 P. Varma (Apache Design)

Power-Supply Droop and Its Impacts on Structural At-Speed Testing
 X. Lin (Mentor Graphics)

13:30-15:10 Section 7B

Special Session 4: Post-Silicon Measurements and Tests

Regular Session: Analog Test and High Speed I/O Test II

Organizer: T. J. Yamaguchi (Advantest)

(Special Session)

A Test Screening Method for 28nm HK/MG Single-port and Dual-port SRAMs Considering with Dynamic Stability and Read/Write Disturb Issues
 K. Nii, Y. Tsukamoto, Y. Ishii, M. Yabuuchi, H. Fujiwara, K. Okamoto (Renesas)

Impact of All-Digital PLL on SoC Testing
 T. Nakura, T. Iizuka, K. Asada (Univ. Tokyo)

(Regular Session)

Post-Silicon Jitter Measurements

K. Niitsu (Gunma Univ.), T. J. Yamaguchi, M. Ishida (Advantest), H. Kobayashi (Gunma Univ.)

An Active Test Fixture Approach for Testing 28 Gbps Applications Using a Lower Data Rate ATE System

J. Moreira, B. Roth, C. McCowan (Advantest)

13:30-15:10 Section 7C Panel: Board / System Test Is Component Interconnection Test Enough for Board or System Test?

Panel Moderator: E. Larsson, (Lund Univ.)

Panelists:

X. Gu, (Huawei Tech.)
 S. Kameyama, (Fujitsu)
 M. Keim, (Mentor Graphics)
 J. Qian, (AMD)
 K. Chakrabarty, (Duke Univ.)

15:20 Social Program

Nov. 22nd, 2012

9:15-10:30 Session 8A Embedded Tutorial: Yield Analysis

Diagnosis for Accelerating Yield and Failure
 Chair: K. S. -M. Li (National Sun Yat-sen Univ.)

W. -T. Cheng (Mentor Graphics), F. -M. Kuo (TSMC)

9:15-10:30 Session 8B Built-In Test and Built-In Characterization Technique

Chair: X. Li (ICT/CAS)

A Scan-Out Power Reduction Method for Multi-Cycle BIST
 S. Wang, Y. Sato, K. Miyase, S. Kajihara (Kyushu Inst. Tech.)

A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume
 W. -C. Lien, K. -J. Lee (National Cheng Kung Univ.), T. -Y. Hsieh (National Sun Yat-sen Univ.)

A Built-In Characterization Technique for 1-Bit/Stage Pipelined ADC
 Y.-H. Chou, J. -L. Huang, X. -L. Huang (National Taiwan Univ.)

9:15-10:30 Session 8C ATPG

Chair: Y. Higami (Ehime Univ.)

Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization
 S. Eggergusguess (Univ. Bremen), M. Yilmaz (NVIDIA), K. Chakrabarty (Duke Univ.)

Functional Pattern Generation for Asynchronous Designs in a Test Processor Environment
 S. Zeidler, C. Wolf, M. Krstic, R. Kraemer (IHP)

Reduced-Complexity Transition-Fault Test Generation for Non-Scan Circuits through High-level Mutant Injection
 V. Guarneri, F. Fummi (Univ. Verona), K. Chakrabarty (Duke Univ.)

10:50-12:05 Session 9A Yield Analysis and Enhancement

Chair: S. -Y. Huang (National Tsing Hua Univ.)

Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs
 S. -K. Lu, T. -L. Li (National Taiwan Univ.), P. Ning (Nanya Tech.)

A Hybrid Flow for Memory Failure Bitmap Classification
 J. Li (Tsinghua Univ.), Y. Huang, W. -T. Cheng, C. Schuermyer (Mentor Graphics), D. Xiang (Tsinghua Univ.), E. Faehn (STMicroelectronics), R. Farrugia (STEricsson)

Test Cost Reduction for Performance Yield Recovery by Classification of Multiple-Clock Test Data
 J. -H. Kuo, T. -S. Hsu, J. -J. Liou (National Tsing Hua Univ.)

10:50-12:05 Session 9B DFT / On-Line Test

Chair: P. Bernardi (Politecnico di Torino)

NoC Dynamically Reconfigurable as TAM
 T. Sbiai, K. Namba (Chiba Univ.)

On-line Error Detection in Digital Microfluidic Biochips
D. Mitra (National Institute of Technology), S. Ghoshal, H. Rahaman (Bengal Engineering & Science Univ.), K. Chakrabarty (Duke Univ.), B. B. Bhattacharya (Indian Statistical Inst.)

Automatic Test Program Generation for Out-of-Order Superscalar Processors
Y. Zhang, A. Rezine, P. Eles, Z. Peng (Linkoping Univ.)

10:50-12:05 Session 9C Delay and Performance Test

Chair: Y. Sato (Kyushu Inst. Tech.)

Variation-Aware Fault Grading
A. Czutro (Univ. Freiburg), M. E. Imhot (Univ. Stuttgart), J. Jiang (Univ. Passau), A. Mumtaz (Univ. Stuttgart), M. Sauer, B. Becker (Univ. Freiburg), I. Polian (Univ. Passau), H. -J. Wunderlich (Univ. Stuttgart)

On-chip Detection of Process Shift and Process Spread for Silicon Debugging and Model-Hardware Correlation
I. A. K. M. Mahfuzul, H. Onodera (Kyoto Univ.)

Efficient Trojan Detection via Calibration of Process Variations
B. Cha, S. K. Gupta (Univ. Southern California)

ATS'12



The 21st Asian Test Symposium
November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan



Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

Tutorial

Nov. 19th, 2012

9:15-12:15 Tutorial 1

Beyond DFT: The Convergence of DFM, Variability, Yield, Diagnosis and Reliability

S. Venkataraman (Intel), R. Aitken (ARM)

Summary:

The tutorial goal is to show how design for yield (DFY) and design for manufacturability (DFM) are tightly coupled into what we conventionally think of as test. As process geometries shrink, the line between defects and process variation blurs to the point where it is essentially non-existent. The basics of yield and what fabs do to improve defectivity and manage yield are described. DFM techniques to analyze the design content, flag areas of design that could limit yield, and make changes to improve yield are discussed. This tutorial will provide background needed for DFT practitioners to understand DFM and DFY, and see how their work relates to it. The ultimate goal is to spur attendees to conducting their own research in the area, and to apply these concepts in their jobs.

Keywords:

Yield, Yield Modeling, Design-for-Manufacturability, Diagnosis, Design Margin, Yield Monitors, Variability and Reliability.

13:45-16:45 Tutorial 2

Power-Aware Testing and Test Strategies for Low Power Devices

P. Girard (LIRMM), N. Nicolici (McMaster Univ.), X. Wen (Kyushu Inst. Tech.)

Summary:

Managing the power consumption of circuits and systems is now considered as one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This tutorial provides knowledge in this area. It is organized into three main parts. The first one gives necessary background and discusses issues arising from excessive power dissipation during test application. The second part provides comprehensive knowledge of structural and algorithmic solutions that can be used to alleviate such problems. The last part surveys low power design techniques and shows how these low power devices can be tested safely without affecting yield and reliability. EDA solutions for considering power during test and design-for-test are also discussed in the last part of the tutorial.

Keywords:

Power-aware Testing, Power-Constrained Testing, Low Power Design, Power Management, Test Power Issues, Design-for-Test, Scan Testing, Built-In Self-Test, Test Data Compression, ATPG

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

ATS'12



The 21st Asian Test Symposium
November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan



Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

Visa Guide

Please check if you need an entry visa. It depends on your nationality, citizenship, etc. Please ask the nearest Japanese Embassy/Consulate (http://www.mofa.go.jp/about/emb_cons/over/index.html) or please see the web site of The Ministry of Foreign Affairs of Japan: http://www.mofa.go.jp/j_info/visit/visa/index.html. ATS'12 Organizing Committee will provide the visa letters for this international symposium.

Step 1:

Please fill this form ([ATS12_visa_request_form.docx](#)) and send us by e-mail as soon as possible.

This information is necessary to make your documents.

We will prepare the necessary documents based on your information, and send them to you.

Step 2:

Please submit the documents to the Japanese Embassy/Consulate (http://www.mofa.go.jp/about/emb_cons/over/index.html). Then, you will receive the visa.

Notice:

1. Visa letters will be issued only to:

- Speakers / Presenters,
- Committee Members,
- Attendees who have paid their registration fee in full.
(visa application should be submitted after his/her registration and payment process have been completed)

2. If you will be accompanied, please give us the necessary information about them. In general, you can apply for visas together, but in some cases you must apply separately. Please ask the nearest Japanese Embassy/Consulate.

3. Mailing visa documents (Step 1) often takes two or three weeks, and it can take more than one month for your visa application to be processed (Step 2). So, please send the form as soon as possible.

For inquiries, please contact Registration Chair (email: ats12-visa@aries30.cse.kyutech.ac.jp).

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12



Call For Papers ATS'12

The 21st Asian Test Symposium

November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan

General Chair

K. Hatayama: NAIST

General-Vice Chair

T. Inoue: Hiroshima City U

Program Chair

H. Takahashi: Ehime U

Program-Vice Chair

S. Ohtake: Oita U

Finance Chair

H. Yotsuyanagi: U Tokushima

Local Arrangement Chair

H. Yokoyama: Akita U

Registration Chair

T. Yoneda: NAIST

Publicity Chair

K. Miyase: Kyutech

Publications Chair

M. Arai: Tokyo Metropolitan U

Industry Chair

S. Hamada: Fujitsu Semiconductor

S. Komatsu: U Tokyo

Tutorial Chair

Y. Miura: Tokyo Metropolitan U

Audio Visual Chair

K. Yamazaki: Meiji U

Secretary

H. Ichihara: Hiroshima City U

North American Liaison

N. Nicolici: McMaster U

European Liaison

I. Polian: U Passau

Ex Officio

S. Kajihara: Kyutech

SCOPE

The Asian Test Symposium (ATS) provides an international forum for engineers and researchers from all countries of the world, especially from Asia, to present and discuss various aspects of device, board and system testing with design, manufacturing and field considerations in mind.

Major topics include, but are not limited to:

- Automatic Test Pattern Generation (ATPG)
- Analog Test / Mixed-Signal Test
- Boundary Scan Test
- Board and System Test
- Built-In Self-Test
- Design for Testability (DFT)
- Design Verification and Validation
- Defect-Based Testing
- Delay and Performance Test
- Diagnosis and Debug
- Dependable System
- Economics of Test
- Fault Modeling and Simulation
- Fault Tolerance
- High-Speed I/O Test / RF Testing
- Memory Test / FPGA Test
- On-Line Test
- System-on-a-Chip Test
- System-in-package (SiP) / 3D Test
- Software Testing / Software Design for Testing
- Test Compression
- Temperature/Power-aware Test
- Test Quality
- Yield Analysis and Enhancement

SUBMISSIONS

Regular Session: The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. A submission will be considered as evidence that, upon acceptance, the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The registration of at least one author is required for publication.

Industry Session: This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. Each submission should also include the complete address and designate a contact person and a presenter. Abstract submissions should be emailed to Industry Chair (ats12-industry@aries30.cse.kyutech.ac.jp).

Doctoral Thesis Award: The Award serves the purpose to promote most impactful doctoral student work, to provide the students with the exposure to the community and the prospective employers, and to support interaction between academia and industry in the field of test technology. This major Award is named after Prof. Edward J. McCluskey, a key educator and mentor in the fields of test technology, logic design, and reliability. Call for paper of this award is available on the ATS2012 website (<http://aries3a.cse.kyutech.ac.jp/~ats12/>).

KEY DATES (Regular Session)

Submission deadline: June 15, 2012

(Submission site has been already closed.)

Notification of acceptance: Aug. 5, 2012

Camera ready manuscript: Aug. 31, 2012

KEY DATES (Industry Session)

Submission deadline: Jul. 19, 2012

Notification of acceptance: Aug. 5, 2012

Camera ready manuscript: Aug. 31, 2012

KEY DATES (Dr. Thesis Award)

Submission deadline: Aug. 20, 2012

Notification of acceptance: Sep. 20, 2012



SPONSORED BY

IEEE Computer Society

Test Technology Technical Council
and Kyushu Institute of Technology



IN COOPERATION WITH

IEICE Information and Systems Society

Technical Committee on Dependable Computing



ATS2012 WEBSITE <http://aries3a.cse.kyutech.ac.jp/~ats12/>

For general information

General Chair: Kazumi Hatayama
ats12-gc@aries30.cse.kyutech.ac.jp

For submission related information

Program Chair: Hiroshi Takahashi
ats12-pc@aries30.cse.kyutech.ac.jp

ATS'12



The 21st Asian Test Symposium
November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan

Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation
- Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

Regular Session

The ATS'12 Program Committee invites original, unpublished paper submissions for ATS'12. Paper submissions should be complete manuscripts, up to six pages (including figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. Authors should clearly explain the significance of the work, highlight novel features, and describe its current status. On the title page, please include: author name(s) and affiliation(s), and the mailing address, phone number, fax number, and e-mail address of the contact author. An abstract of 50 words or less and 5-10 keywords are also required. All submissions are to be made electronically through the ATS'12 website. Detailed instructions for submissions are to be found at the ATS'12 website. Electronic submissions in PDF files are strongly recommended. A submission will be considered as evidence that, upon acceptance, the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The registration of at least one author is required for publication.

All submissions are to be made electronically through [the WelCoMe system](#). Detailed instructions for submissions are to be found at the website. Electronic submissions in PDF files are strongly recommended. Please visit the following website for submissions.

<http://welcome.molesystems.com/ttc/ATS/2012/>

Key Dates (Regular Session)

Submission deadline: May 25, 2012 --> June 10th, 2012 --> June 15th, 2012

Notification of acceptance: Aug. 5, 2012

Camera ready copy: Aug. 31, 2012

Industry Session

This session will address a wide range of practical problems in LSI test, board and system test, diagnosis, failure analysis, design verification, and so on. The session will consist of poster presentations and optional oral presentations. A one-page abstract is required for submission. Each submission should also include the complete address and designate a contact person and a presener. Abstract submissions should be emailed to Industry Chair (ats12-industry@aries30.cse.kyutech.ac.jp).

Key Dates (Industry Session)

Submission deadline: Jul. 5, 2012 --> Jul. 19, 2012

Notification of acceptance: Aug. 5, 2012

Camera ready copy: Aug. 31, 2012

- Organizing Committee
- Program Committee
- Steering Committee

Related Links

- WRTLT'12
- PRDC'12

ATS'12



The 21st Asian Test Symposium
November 19-22, 2012, Toki Messe Niigata Convention Center, Niigata, Japan



Information

- Sponsor
- Scopes
- Submissions
- More Information

Registration

- Registration Procedure
- Accomodation Procedure
- Online Registration

ATS'12 Program

- ATS'12 at a Glance
- Advance Program
- Tutorial

Visa Guide

- Visa Guide

Conference Location

- The Venue

Call for Papers

- PDF

Paper Submission

- Regular Session
- Industry Session

Committees

Organizing Committee

- General Chair
Kazumi Hatayama, Nara Institute of Science and Technology
- General-Vice Chair
Tomoo Inoue, Hiroshima City University
- Program Chair
Hiroshi Takahashi, Ehime University
- Program-Vice Chair
Satoshi Otake, Oita University
- Finance Chair
Hiroyuki Yotsuyanagi, University of Tokushima
- Local Arragement Chair
Hiroshi Yokoyama, Akita University
- Registration Chair
Tomokazu Yoneda, Nara Institute of Science and Technology
- Publicity Chair
Kohei Miyase, Kyushu Institute of Technology
- Publications Chair
Masayuki Arai, Tokyo Metropolitan University
- Industry Chair
Shuji Hamada, Fujitsu Semiconductor
Satoshi Komatsu, University of Tokyo
- Tutorial Chair
Yukiya Miura, Tokyo Metropolitan University

- Organizing Committee

- Program Committee

- Steering Committee

Related Links

- WRTLT'12

- PRDC'12

- Audio Visual Chair
Koji Yamazaki, Meiji University
- Secretary
Hideyuki Ichihara, Hiroshima City University
- North American Liaison
Nicola Nicolici, McMaster University
- European Liaison
Ilia Polian, University of Passau
- Ex Officio
Seiji Kajihara, Kyushu Institute of Technology

Program Committee

- Takashi Aikyo, Semiconductor Technology Academic Research Center (STARC)
- Kenichi Anzo, Toshiba Corporation Semiconductor & Storage Company
- Davide Appello, STMicroelectronics
- Karim Arabi, Qualcomm
- Krishnendu Chakrabarty, Duke University
- Chia-Tso Chao, National Chiao Tung University
- Vivek Chickermane, Cadence Design Systems
- Debes Kumar Das, Jadavpur University
- Serge Demidenko, RMIT University
- Jennifer Dworak, Brown University
- Stefan Eichenberger, NXP Semiconductors
- Patrick Girard, LIRMM / CNRS
- Dimitris Gizopoulos, University of Athens
- Xinli Gu, Huawei Technologies
- Said Hamdioui, Delft University of Technology
- Kiyoharu Hamaguchi, Shimane University
- Masaki Hashizume, University of Tokushima
- Yoshinobu Higami, Ehime University
- Michael S. Hsiao, Virginia Tech
- Yu Huang, Mentor Graphics
- Michiko Inoue, Nara Institute of Science and Technology
- Sungho Kang, Yonsei University
- Haruo Kobayashi, Gunma University
- Erik Larsson, Lund University
- Kuen-Jong Lee, National Cheng Kung University
- Huawei Li, Institute of Computing Technology, CAS
- Erik Jan Marinissen, IMEC

- Anzhela Matrosova, Tomsk State University
- Teresa McLaurin, ARM
- Cecilia Metra, University of Bologna
- Fidel Muradali, Texas Instruments
- Koji Nakamae, Osaka University
- Yoshiyuki Nakamura, Renesas Electronics Corporation
- Michinobu Nakao, Renesas Electronics Corporation
- Hiroyuki Nakamura, Kawasaki Microelectronics Inc.
- Kazuteru Namba, Chiba University
- Kenzo Okumura, Sharp Corp.
- Chia Yee Ooi, Universiti Teknologi Malaysia
- Alex Orailoglu, University of California, San Diego
- Adam Osseiran, Edith Cowan University
- Sule Ozev, Arizona State University
- Sungju Park, Hanyang University
- Irith Pomeranz, Purdue University
- Rajesh Raina, Freescale
- Srivaths Ravi, Texas Instruments
- Antonio Rubio, Technical University of Catalonia (UPC)
- Masaru Sanada, Kochi University of Technology
- Yasuo Sato, Kyushu Institute of Technology
- Arani Sinha, Intel
- Virendra Singh, Indian Institute of Science
- Peilin Song, IBM
- Chau-Chin Su, National Central University
- Mohammad Tehranipoor, University of Connecticut
- Tatsuhiro Tsuchiya, Osaka University
- Srikanth Venkataraman, Intel
- Andreas Veneris, University of Toronto
- Sying-Jyan Wang, National Chung-Hsing University
- Li-C. Wang, University of California, Santa Barbara
- Xiaoqing Wen, Kyushu Institute of Technology
- Peter Wohl, Synopsys
- Cheng-Wen Wu, National Tsing Hua University
- Hans-Joachim Wunderlich, Universitaet Stuttgart
- Dong Xiang, Tsinghua University
- Qiang Xu, The Chinese University of Hong Kong
- Shiyi Xu, Shanghai University
- Takahiro Yamaguchi, Advantest Laboratories Ltd.
- Masayoshi Yoshimura, Kyushu University
- Danella Zhao, Univ. of Louisiana at Lafayette

Steering Committee

- Chair
Xiaowei Li, Chinese Academy of Sciences
- Vice-Chairs:
Masaki Hashizume, University of Tokushima
Kuen-Jong Lee, National Cheng Kung University
- Members:
Bhargab Bhattacharya, Indian Statistical Institute
Krishnendu Chakrabarty, Duke University
Serge Demidenko, Monash University
Hideo Fujiwara, Osaka Gakuin University
Patrick Girard, LIRMM / CNRS
Shi-yu Huang, National Thing-Hua University
Tomoo Inoue, Hiroshima City University
Seiji Kajihara, Kyushu Institute of Technology
Virendra Singh, Indian Institute of Science
Chau-Chin Su, National Chiao Tung University
Hirosi Takahashi, Ehime University
Shiyi Xu, Shanghai University
Dafang Zhang, Hunan University

ATS Doctoral Thesis Award



@ IEEE ASIAN TEST SYMPOSIUM 2012
Nov. 19 - 22, 2012, NIIGATA, JAPAN



Semi-Final of TTTC's E.J.McCluskey Best Doctoral Thesis Award

THE DOCTORAL STUDENT CONTEST

- The contest is held in two stages: semi-finals and finals
- Asian semi-finals 2012 are held at ATS 2012 in Niigata, Japan
- The industrial jury and the academic jury will determine the winner
- The winner will compete against other regional winners in the finals at ITC 2013
- Both the student and the advisor of the winning work will be recognized

ELIGIBILITY

- Doctoral students working on test-related topics are eligible for the Award
- An individual can only participate in the contest once in a lifetime
- Student who graduated in 2012 or will graduate in 2013 are invited
- Participation is encouraged when the thesis is close to completion.
- Submissions to multiple regional sites are prohibited

SUBMISSION INSTRUCTIONS

- Contestants must submit a summary of their thesis work (up to 2000 words), beginning with the title of the thesis, the student's name and affiliation, and the expected date of graduation
- One additional page is allowed for figures and references only.
- In addition, please submit an endorsement by the advisor (i.e. a statement that he/she supports the student's participation in the contest with a signature)
- The above contents must be included in one PDF file. Please use your first name plus last initial to name the PDF file.
- Contestants are free to submit upto three published papers in PDF version (named: Ref1.pdf, Ref2.pdf, Ref3.pdf), referenced as supporting materials
- All submissions must email to: viren@ee.iitb.ac.in, by September 05, 2012. (Extended)

THE SEMIFINAL

- Submissions will undergo a selection process
- Selected contestants, notified by September 20, will be given a short (about 6 minutes) presentation slot in a designated technical session at ATS'12
- The winner selected by the jury will be announced in the Banquet of ATS'12

FURTHER INFORMATION

- TTTC: <http://tab.computer.org/ttcc/> -> Awards -> Doctoral Thesis ATS'12
- ATS'12: <http://aries3a.cse.kyutech.ac.jp/~ats12/>
- Organizer: Virendra Singh, viren@ee.iitb.ac.in

PK! "Content_Types].xml 「(IUNテ0シ#賊(qヒ!筈GイDテ I盈ルロテ カロ!囁暴"ムホフ林メカ*」5 ュリ87原J妣ニ>f/=JDi

dl ` オカ"16!cKD y尻イDHヤC_

+♪ワ)外GJ;A0c挫 x1

庄「セアヘ Z4!\$ヌ「ヌ]M1眷ウ・@ホF 肯Qh ハハUETI

鄂オV肘}SC<}◆ヤ捲キ、mo⑩2◆ fb附イ-ヤ.t0tキuPvメ楔サn3ワi+。^QlfUメ同?

ヲコWD外]9DP ス ヤ@l="wlyM7u◆V<イ7@ フiaxヤミF RXヤ#rW鉛ア@:>外帷 錄ハメL7Kク假練ア◆均メ観

ZメウYW: ◆/PK!#N_rels/.rels 「(健叩A◆° aネ)7ロ

"メル H。w"◆wフ、レセ入」コPロメ踝醉Oヨ冤獄;ア<ツaYヨリ嬌G° kxm#PY社[嘯g

Gホ-inoヨ/<藻。<1オ「箋◆\$>"f3-」◆セTコ S書フ オセヌ 困ルY

ig◆オヌX6_3]7~

f◆ヒネaoル.b*||r綱),|0マ%搗bヤ

6瀛「ユ _去, 。 珂 uZメtル「yヌッ!Y}清Φ/h>PK!6H鰐 word/_rels/document.xml.rels 「(ヤハNア 会

@.Uオ1]z1&J*>タG山イ;Uy{'6PI

ス◆dg~6◆

>チニq07Eカ◆ヒヘ]j,tkタ盈r}オ◆ru#S「&堯、ty

掀。 ilア卯[/ハコケ瓦オ"9

%◆瓊鱗 ヒMY69<亨° メ坪ワPロ

H過ニC<oク p@トuGニ,リヴ◆擴b竈+GCヒ/ヒ◆i|◆<鋪,_トQ0EK扱O`≥觽%ツスOBi1LA簀'伴凄! ッ入PK!モ!ツ

word/document.xml◆n8埒_`° Å Uメヒ蘿|H0qツ素WI/HワロS(4

-ヌ◆%商\$收◆咸リ7Xナ.-畿 L?@ス、D Σ HY%ヒNX@wI\$E"元 泓 嘸勞・jケRBコ9ア◆wZ兎<ロ!メコフカ-LI ;

o;◆{<兒乳・nコ^a:pw鉤オ努◆八_jNルZ&ワ朋 s癱 サ・竹_ス拗ヒ墓ニツp満工*蒜/講コキハO糧ト加k趙_9アf3c「?鑰

リqげ"2 ;[タ,モ+◆m萼m0ナ9}/Cヤ\$暉*ホラカ◆.シア?Z e[ゾq瀚° サ~才 魔◆3孚\$Kハ0ラツメ器e``;◆◆オ'I

闇,ソZエ'◆O@アラア・Jeリk◆入4F. 冴yP zキムヌGテ莽# ツミア・ 旭n類體加wモZ◆31胡

メリXコムオヤ' 譲カ;ソミ/ヤ廁瀧◆テマ儉>c0s]sワエch" T「 寅ヨ ワ◆究t帯hx舒7X2:x{◆}テ乙メ&

e+[wt津/uPtテモDG#晒VcRvメ7Q#4+メ!ユ/1\$Hh5l_%3◆ ムUイ#QZBvjワアc

q`ヨカ1ケ° !ク蘋4ムa J}t枕ワ姐Vc

ヒ n8!~囁4X◆]jaL逸ヘユG◆紳"vンFヨ◆}「:r:2碌璽ノO◆茹◆止=◆研坡D# ⑧ムア村41\シK5#診◆錚ワカ>ナ、ヌy"ク孜

行Kトメ。?i+^Dヒ{~リ

<?ヒD嘆8EIE◆18Oダ瑞3a7&チ堂。ヨレ=ケ:5,テF◆tmC° ◆aV目DOn笑◆ウ&ヰ 壽1{,◆=_闕ミ檣^2(ク
?ヰメnZj_t シロk擦Σ ◆%<!~ア蚕",リア!b>イ7:ヤe◆)L'@魁ワ殯 733 KxD慮。P>2r)rt4話ヨ闇\$ヨKA0ム縊マ"壽悟
0カ5t1° ヴe!Gスケz&テ\$謫0レt

セ4^X升!Sマスズヤhxイ冤x糸!^A+シC^r6 q74孜 \◆?夫!工エcルムQ7h:店ツカヤ"i8tタH}j 。アエセhソワ」署G修済x36ニ協
桧N+エ?ラp=コ唇-1◆ケ-ヤサ0(竿イハイJE]^八(K8 t;◆(X慎楸ツ キ5b\罪◆社z/レ0, 'm+ +7kヰヤj-ニ-
モQツ'賛フ禦ヒレ、◆鴨eセ**:2Z@レL#-ロカ` -g酌`YV`モ:刃JL ムcF]~タ? ⑭Y`塵>b◆ヤタヨ誦g・/?テ 」クコ'czN+
◆鉛#17SI或◆k

:?→8U-「蝶隱{96@JFヤトd>癡5マヘ倭D◆メ_ニGツWiT/鯉,禎>ソ。I樟ツ*(8V)迴高]XV:\$チタN\$1w)1;糧t
1Gヰ煩G° コミ,レサ!ア賤.44|コ7帝 *+ア◆{k ;ヤリ◆Nホ,キヤ! HNコ◆,1◆航け#b11篇 |18Aシタ2p9+;L9OKiT@NK?
@ミ桑Pスp麌4ヤイヤ"◆h富#口噶S"tK,070=槓FjhヰE5/)ルキッ]r ヘウ/ツラ5マk'F(ナサ(ナ°)ヤ]Z鬲竹コ誦R◆?◆f6◆?t3 r
已'/ハ逾○rG2sG◆ ミ イ<>ス蓋1ュPフツ」-笛&帳n7◆加0浙-熙サ0Dg釋脱懲fEヌ
~ \$'磋商 質イムkyp.y?膳xuq&トネテ9=+モ)ng ihy.ト#醯ウ椿◆51B5釤t◆r+ネ+j姻&♂◆>、イテX!ワg薄Hvマホ届キウ
ス09アTM◆"遂:◆F◆胚Wシ空 p^V*イリ 外@Q◆/L~ j+ 俑,ズ #?テ .G◆s6]///
\$:Zu5 d/Z メ9ニW_ツWqケ*ヨクラjヤ<鑽py6ケy>瓦mk入けe14ケ薙Z
\q]ツ謹」ンサヨ

八kリタ+HC(◆;Wチ;歎e^オq7w?。オヒHbCツ#ワ桿zxケ*a構r隨aID \$!%aDd{pサヨヤウウ/{&&唆;J+ウ X%慶◆シコ邵玉
m莢t"。 j^z テA薯G}スaMzp?;2ヨfwリア'ウ梅xマk~ハ?`ロ ン 穏eヨ
b鑑ケサ;恂レGセ蘖イ?~溝!% HV3チウ4.AカTy0? Jヨ zEY]ンc◆樋ハ%辭 #砥& Td"オ Z8 C
◆I3械ナg 78 ウ%R那!%C%aMXJセ捏;m資p力N=Dlv?2uG又t=ホKD}"" "#45◆?p焰?1ヨハ!ト{8OホJP蹠zハツ
cウkH」?aア-ヤ照トヤ4シ

"ロ?朽Sシソ顔>_秋惱々 d濮iヤ~E=i"sム々pD盡@tDb咲.執 囊礼◆R 7ieEX。{◆休ヨイ
ノ7U、ノeコ{サオ>C萬#[ム! 07Emイ桃IR胥◆b<7亨 lsd9oY祈K}Dd?-3yヤオ7祝ル ^ 痞VIII

<伴70 GN◆1廄旗|6擦%E^◆!5<GVY」\}

{B剋I;フオ/bンホ1、~ヨ7N1◆靄#NYヤ<m ◆G,4e>F・ネ1a]1◆カB◆/ヲd^ト6.a6vw+シq?l dンラ虧m.8\&「イ-ツ<南
x,y◆ L譁; カ1v!f誌*哉ノ 8%◆% i X執Ds漬K{=レ◆?QTタリQ◆.Y! 飄N寇観>)SG応ヤメOIV.;Nヲ榜sイba-
|◆?nt@7/巽7ヨ1◆菽T|\$◆<Y闇檀dチ\$ヤウ?y、\擔ヲ戦 %d [オVウ

@6罐 料ウG:噬9惠w@ミテ,釦入ネアカ套" 1

70皇XyR("

u/Vy?ト!削_?G?>W淀+?d3^%ルカ q\$レオケ=@efnp鑑LN! V)F-_kV壠曇q2。|=氣] -SBw?n?ホ手?仇,;1
羽汐?o ウ4跣?uBb如[?#B%ホw~qトタ)(R絹ホ U!?y核ヒ・D旗ヨサ垣?si? KGXQ競8?oP\マ・_!X*? z秘
ム? ;>%トn?e鬱Tオ)??7儒E3yp?Gk
{L諛ソ勧ヒ[オ]?6^?ス!C J, Kk^,良@J}Ls^シソ鶴レ #Ex?ルホ WB弥
見?C@\$?wI?t>>?\w?E鎧1!j?z1%>1'q -*?!オ勉H?Xa好(\\GV? 皖。?Vo1?瀬濱?ホ:D俺 ?5fOdG> C6N?-
9 ミ0- 2粉ヒ・>?gZ.欽\y?# xr(?)f-b@&?恍?6LU需義加ミホ\$2?升?@RF?g_ミ?r37 \q?H.,リ"ア
6?IXシ ^Y.?ニ?O?8X1?山k%\$ホ?{Q:xト\d医7?Gg?C]ミp?L=? 5q"?(*?O=1? z+?9。禁4?瑠# 3H(|0?暖?
ヨテ/框?ヤレヤタ?uTリ檸" 間IDQf_H=?\$9 6 in糠D、3呱?X,!ケ?O{g?Cハ?>ヌ?Fwタ ?ル?j,Zc?k?杆@D*PX
史?缺P?テ*3y?2W\$ムタ 告&
^JKd6垣n掲?ネ睛?=>_AY"醪6>8 トL闕(s?b。#yho?Z-\$os-
権DWV3?窮? !.h?題U?8?暗效rb?H;j?6`AMPgX 罡h,絳,早?オ -レ/a]jy?3?禪@onQ? l;%X イヤ单j? 頓
癰_? 蠕,tn?ヌホv-辭?C狼?IB
mM/?CH?殿s?ツ4?ス-d マ+ ナ@)SVH?9??y?飛w?ユ。テ良?カH懷;d(%F宴65?<
Q:+?胱?^?ル?F?mXS\?% ア?閣? N? tpD?老?G?4?A?5? Ys/r? %/イ?レ
蹈0y?攀ZG?~萌?リ モ?*?J?2?M]N?門?とT?8?温/q逃m号;華?M?菜?装?采?R?ユ
?d?Re鶴:i?ヤ Q?n?T?哨 HJ扣肯?誦=イ=
?ホ@シ蝶2@j
#gl?ta
犢.メ飽從H?壁L8r?/^\?+?;H?縷QLB\ R(e?礼墮 ^#D?俟B?坏A?打"惟?嶋?%?觀#寔?Lnr?CBi?6殊
g?%/G[?匱?k? o虞涎 ?3?諍鬚? 亂?上?鯨]e? 位D7R+ ?+g u(?< 裹G? "ヲ舵 . aM?・a嗣?
癰?ミu秉D?ル?a? 76^#1?tu??.
ih?-,惶C?R 渡U\6y
1d?謐{ 鰥?將G5+^F6K管?J?i+^冒HhS鈍振?<膜?/-X?じ]體?3、k?ii?于.コナ?chケン操蒟`Sw?Z?/(z4?牀?
{-X?イ?窮 w?p?El?d?@z.4 趨?メ? y?X?H?蠹.-タ?ツ~サ?q:/稱m?亭?獺#66蠹
ア?g?墟_蓮uU?tNI?{[?R? N ??o←?yuf?O?/ク?ヤ/ 母竑?;?倪?ワ?マ?ケ?G?5? 1?2@x3}。
k?サ?K?Z?@趾 ウ&ウハリニヘ籍?h"朗oムT?<< 0 M?豌?軌2?N?催? p?6D?晶降?t?;「aEbA康K?}y? リ?櫛?ツ
脢os?H1
覈q?教7?雛?ftq。y6?セ?鑑D 鉀陽?メ?U?嶮?櫛g?d?テル? +\#や/善?嚙+i?Ha"4e!統
X?1?8?3?セ?Ky X> ON " S?瑠L(恒v殃a憩?U?柄/シ9N?麦a.ク?ip?!

猜甯>蛙◆D◆3ムヨン9カトタオウ%\$#」解印4ヨ◆ツ ラDツ薦~ロ キ臍ヲ&焦穂kG毒サテ メX@ [ク-リキミS]廃

(シ ウオH)イ 戊%@ム呼リCY 鼎Qx -:◆"サv齧B入T

*<Qx 0 蘭Rrサヤ+9ロ オヨ(<QxB◆

ObjO魁d◆?チKウ6(<Qx胆M灌(<9/ス%MF{ツY'1Y癌ツ'、cツ{挿<チ?シホZホVナツュラ#E?黄p H◆?Y"筋y%鞍ムカUK礎ソヲH。

H福TR。、BI◆?q見_@譜。@m\@ ヨ蛻]釀橈V罪tL)◆?WG~4蟾◆?Kタヤ5 オ~チ◆? ドヘウ JロAロ{吾アケ、 4\$R

湫5Ix*]12m/3!Bトコ燈e<ツ92Pl0^?"xセテ-トwケb携披+Q鷹6=鎗yヤイム+チ低IV>崢.~ - 洋

執ヨZ`」

]I%ケイUソユ Y!◆?ル◆?ムリケ'瞳エモ税rテ+◆?謙ワ海f^87霖メ 2T'樓17Kマyモナv藁t#7UgXB [ヤ◆?コ芬 ?レハS1dレ.!%添

bcC喰◆?tew折。Cヤ太<Y協1搬エヤ7Zノツソ稻Mt人フ◆?】Aテ(Bヰ[n「缸Aロ◆?k yテ◆?獲xShO" @EBS`?Iテ;{簣5◆?キコ

捌 8QGB,34才 z{外bア8鞶Fタム P%/ク1◆?壘vサ= ヲJ ム格ホコb袒-ルシ \$W巒ク貪◆?jウ6d◆?+ハ資

,ケ/ホニ[ル、-a c7]/hJ`I` 5-n^c邀6:經z 0櫃}ア・キ虧Oヨルヤ:zy叩 マハ)尊タヨ

JXq'誦8ワU2

P、竑。"歛1KLソJ轄-機jrテ1=Vレ戻臘ruI ロOGウ◆??:◆?1° Z・哥LミA)&ツvb衷ヌ瞻Dt otWウヤ`イ:1?ニ#"姪kイ :/辱

D @E>昵y7c[T U

Ffレト>g、r、ネWオ」ソ「VQ` 真27p_-/_◆?猛

Geメ#イU%ヘニ 狹^]77;8櫂Pヒ祿Cメ-*汰シヤZXup2ウ「ウウウ)唆エ-#介慧F,仁

3-jBo。ホf' =CdS代リトルD1ケD1[ホm\鎌エチQナ3m\$*3注0#\$・傑\・Z「ン鉛D渙 +Bト5楡セツgJlk)1 ヤリ-ラオ山

[ハ"＆ケメレ様 Z&9膈[ヨアツ,口虹◆?xヨ[ガ 1W1s/iオケV1Wソ◆?° トシZヰ+bj68KY qケ-ホル=hLhズ /オウ<S}ヲ/ミuwアg社dp

頂I◆?0。‡.7mリ+

d鉸

セ hC杪梁ツ楠6易・D1れz*!#pカA'ソ」//g遅Kイ 瓷厨;xワT (Lモ葡Mアチヘ!イツ電xづチ&カ▼ヲL7(° ケムJ◆?ネツ/\w!

{5。ナT筈

イzs。マ全ナ◆?kI(kオIU';

/V/\$Ws+ツリ碩c惣 - k徃筈オAiテ* ジ /=/ヒ崖

_V!!破%EE8U儘pセpや。チ Kトメ礼T% 口 _◆?・・aZ ワxA◆?ノ鞆N3/qXtoLG那◆?@レオ!;<:-臣モ麿1,>ヒ~◆?ツU02IB,

鵠Z.Gシオ冗W°。ム瓈貪コ8Y{s2。pJz◆?3、儘「MIv◆?」亭イ彭クトR濾ワ」翌° lr#`蠣/|躡w2ア+Pシ僕、口仔「齒彝

m7&加P450P<^◆?オ傑^ _オ鮑焙々どオウ(‡3ヤ免]iK}A渝 :けレ啼晰1 ラヨネ 域け:E1k.埼t。o裝醯{ハ5テ`オ

ミh7af「「 xモ捉◆?p *U@ヤL~6#^Wc|>セ1 2厘オ轄 gf剗コ壬

9リ怙J樟◆?ヨヒ#Tヨ/ v8P 「僧ヘツ 怦c31胡檀オ V◆?ウタH[q;Lu° qb6S1o+^?「kkウ競X'C/轄8tヘセTシヨ_

ツ搜~75纖納e

ヰ]([フ ヒ鑓 蝙8モ涅]j琅+」棘Q鶴イメンAWkトマ(夕)空掠sTF歳>ムル =GLYdK♦ bア8斟Y

&9惰♦(ウロyメ5ホ%`V♦?ニ2,tツIGリ♦:マ!N~=釦\rメ黙T{\\"4ロp+8 xウ

♦!ヤス-tV謄、 桜W;Oかテ/NpJ誤舗脛ウ豈\$懸4/\Pcク鸞恵?2フ 祢° ウキ 嫨 ラ神DネA鰤間口勅UFラB陋 #4コムナYウ
{5~煩

リシZO_I @U^ 千3床q蠻?♦?♦岡W疆CSZ坊庖れUy又]u閑腰脂}"5A憑Q婦sンルN 手蠻s+6 オアエ悍鮀V庖
WトkUy7'マ芒Uy又販イ活T=[ZIハサ+\$ケオハサ。mjG備♦](*I}ウ\;轍4Uy龍+wN棚BAe+9dlオ-エユス%S8Uy掠彌繩
I!I u8.*♦}櫛\$

H盪エハ鉢H拈蠻° w♦蔚?♦?♦翫72抱貰308♦ ツFヤヨツ uU+WU♦'LXIト^ヨZ?♦~ホq° Uナ樵|C杰]オ~枉u ケユ I
イエヨマツWSセ入セTU♦ENb鬱U 燐Y罿I祠 PJV臘U|U+° US蹄TfT♦。δ K\c湍・ヨ31益YTソタ*♦Qo0+戻嵐
^)KPウ ケ焰%タネv啼ソ~>]啼オレuo^モ | 輛 ツ**ムミ?、ニWチヌ?@J洲犹:x"Q閔Uz!|) #イ、竅蓑C瀬レLネ3/ノ1郵
勅")サRG寛芦Z ルB/袖 サ? 9"ンFHトb當rg;

ヨvIテ行穴(4折:7=&@dロNx簫uMwd_?マ# ヒ鰲ラ)qラ潼(7睛:I

毒z./7=> /TOhE_cC 初{ア鉢uミ詛i萎^ .b澆Q兎E37e]/{Z2ラホヤqmウ#サ勝]付ア「鰯ホ6x vA龕ユ伶X'>-ア
ンオ!)h・u・b5† .YGコ・♦IR5<分~a VXT+B

8Y。ス?D Rン 2オD膽又8ウ&カヨ昂5}o ヲ6コRシ蹕 ヲケ・ツ播T渠。♦sスルワP暫9Zmサ迫タ@アネ縄GoニモマつCウC]-YM%T#f*-
!|OL

^PK参♦今++Zオ'PK!♦sUt° word/footnotes.xml#塚nOE ネb脱メ@、アヨ汰ラ倭{ロ@ ミWEU7F7xホス纖濱]IA+ヤ蕩
八D\$咲!>!/々yxC通.X

Z\$ ル・ヲWロ..シハ津モ庖&ヲヤ (♦?d V1樵vOホo 9(テシ)霧]瓦51瑞ニ黜Dヨrj° 瞭P亦虞3UリKt助
EjE@サJムヤ_ijb5Al\sMI_I撮uオツイ「凜la,pFウcr&.jsレ ケ° 5"蟹=c汎1yx=jモ セE銀函.シウフ%脱Bツ蚪
ム/nk (コス[m6YceFdMgVII~ソホ アス莅@モ-Eツp壯豆諱3レKノ并 e &O茅3拳L刪PK!@!!u\word/endnotes.xml#溺
n0♦布=1/"iQ R宜W9kL-= トケ]Dm](Iコ1 輻o♦#煮u:

§闊, ♦PH入O禪k 詫yヲV 9Gv鳶^カ球.4xDh#事シ71・燐B1#4&K-樂ワレ=Uフ~4&苗]ヨメ*関dト@Bオ*/-
8{_CYJ.ニマTaツム=Vfタ%Iウ5z*iワDS・a琴i/5ムイZ:レーハ

ヒUmw`c03q]メ/-GフX 99QLEオ譲o ¥ G詳IGサHOカア?9a脇,チ.kg#8オsB「aオルd!秤5才掣鶴 :ヲWト ウM#
元?♦?♦?8h/u3枯ヒO肖?[<+vチ.カ1馴||PK!{oRword/theme/theme1.xml♦MoEセ#F{oc'vGuIリアhモF7[ヤ繆wシ;^?jf!動
アハ\瑞qTj%.祢刈JHシ3ウサ 荷JR"イ>\$ ルg ♦_入 f闇lyx 楊"珂噪m♦-i^CR\$タ、乞廻ヨmシ鉗Uシヨ"ケ杓^、TコセI



}\$}X=2OI \トXチ] 7末kオ1・モC 氏 }t| ko#gXi%QR/ 4y粮2リソヨ*サルフレ

<PbX*xム 跛-m\]ツ◆&ヲ-瓣姿カロ/"LF◆VA° ◆ヌ 入nツヘミ3◆ウム_オwr%:O#[kE.セDeN觀ア

モカ2Y,Qイ_s レjcsル税7銘歳伴サ◆

禪銘+11◆7尉dコレ◆ヤネ一昇タラj!◆h(「Kウ -慣。遙

dXムウJニリ⑨" 3Mツ\ZキKセ彈メ協MUロ{ナ3jツ◆St◆ル 沁庶h 9サ加q殆入◆モ?x教ヒG歎緑 g1@H棘8/セX ウ/

セ◆ Uダ7甫C穎舛I又CPJX復呼 #Lヒ6撤k. *ミヨク倔

\◆シ+xtツO;"1QIや(v;惶彪ク。y蔑<\$a5s1)跨0>イ籤カ峨。 \$◆イオHv#糸ケヒp「pH「厨ヌ ヴミ・讚Wイ/ク臘◆Qヤチメ

\$C:r「辻嵌燉斧瀧6;wQ◆*ユキネ ラネSM 口!aツ繪ツq!/産ルア巻L◆ニ OTElqヤ◆U{nミ蔬鷓・ロwリ4v腺ム*71

転◆◆8Nオ-周e◆rB]ヨエ;ワ~タ/Bw° ·トq 1

素「 LD(ヤN絞イケW。櫻トヤ 苗(/tz\oj!.5%'加O悲Eク摘ヒE@° ◆サ/.0殮<oK飼庭蹶鉄!>k。旌V(サコリ滞ヌ レイ)#7·

% 吸9停シ認5ホリ◆きイNaシヨ{唏(3メ。D)用ヤ3ヒ紛5Fte◆?)- bオテサシ「烈SAAニt嶌=sF+花Y勵\◆レッテヤヨ:3キコハ:VIII。

2 ^5X,ヤ こヤシ

't^&◆@ロン ワ-ニ"瘤d>メツマ謹n恃ヌ柑リウ >笑bホ&7ク敘lev◆/< 和鯤池rイカスVsケ!アmo'Zア炒ウg>7Bク -aj2,毓ウ

+&A.)ヤンハ鵝*、レツ2イ。a^e!タ^/ハソウ^6メ_C兜5M

-」◆2_幅]Zムカ什)ET

ム◆ト P}*疗ツキhレ謨[惶、+°]彎々膏Vnu頑冤&JSI<ミユRv」ワ 1)AI泡ヲ基'pS-h +0X P*認ル塚h○Xx

Aラ/貌 憊^9Kテ、5

藏ミ週\$ル◆d「b wY,#d"イ\$エLリ#r@リPラタUソ=Aイ翻瀧;燭泡」P9蛞sjHム{m◆棟MfPハユテf/僕◆ムU塔ウ=◆eE ル見

神◆ZA+K鑄廢ヨVヤ9瀧峪p條y溝ア◆ク?-*!FL◆:燭P[◆陰リ@T_イメメ.餐p(64)kレltメVヒ麼〇コ°ニヨ喋ナ° 4v1

惚◆ハシHcgvlm^<2Eaid慶フ住祚戎>8zn'LIL 賀0zL@ 狩◆_PK!e-6ceyword/settings.xmlトWks06レwアテsdや

Xホ '羔(マ)栗B瀧_° 大ヤ3競ア升◆ロ S]^蚕v・hV◆c3"茲(《ハ 9廐ニヤSヤ)X%セ2ホシ3" 口雕R-1宦協トハ8メ&頸=ツ

Y7ツヒハ効ロu 加2鉄?CI+CツT,ム紜y 加BヨLu7Bテ" ヘオ-ME[H^1 w軒&o。 雜々8ヨII◆?ロ9本イ +馴シ柏W

[WCケ5+帽MW粥マmg#<?srm&D=-9

=7Mc。ヰ?◆、◆クdツI3!ヤイ. * mヨJ猜 U° eテV◆/d 4涯嬰'イY)° yイケ" 7略フ_° mウ轍&Yウヤ[麻テBHQM>a[

◆?<4ケ: 3リケ ウ'C ソユ:-オ馴ヌ?Hシ(ト,j 2霧wキヌ@」#杆e7ae浙◆

?マヨ:リ竇g頗縛-、レヤ・nハ・版ハ麓C/ト=h瀧が).屢~ヨ・筒+C

S:外蝎神◆krセシ+Ota3ヤ)オ7z8; 蜘]ナコ}yo耽yイ>KワコiB°>オp° ャ V}

赶~/+セ: 6◆僚スラタイU」沁g;泣たテ%gクリ

h)ミ軌4フロ^枕、才絞:4^、_jHD<TCJ鞍イウ泳"イミ8qオア<コI)

3=×洩<モ>&tJPM鶴ヘタNiどq引賚qm+C+uB#h33o>Cq ツサ猶守「捏休hト」\$BmHIZ痊倦々 k癡R
孵:ヤ 叔} CX(4u 對)レ9器I◆◆カ勘s 2C脛ト!xO}浪'ツrB_/_~譁引麥鮑OL-8ヒネヲト0穩キ六&ケejワh恃
ツツ4!ql=%大AE弄◆j"◆ノb釧 レ8麻材N◆◆◆ヒ'4v◆ヌ&チ◆S3tg4アヒFアN\B" q}註t◆ホBストEサ式bワ&ワミロ
%u話c]H=s鬱始KJBmbIロ't sOAアエメフ刃模ハイ漏レメ\F
63' 入&モヤ8[ワ艸,ル◆貲 Z籠、° p唔◆フリハ Pt5オヒル、J<h4セコ>0ケサク/勢(ル露" 4u褪爲語\$Y頼)@<イワ十
EA/oイ'ywリヤ'オ頌31。):J匪q(xム/ヤルM,7/kセ8◆リ浜e'e オ5辱ヨ `m vヨハ4uア工函ツにスカG異◆K◆耶ba 三
%3/憲ノ母珉F&ケネシ署ル〇一|眞1-オ+イJ忸q? Wニ「◆!/ヤz蒂 Jxナ5テラ\$セス楓
ヲ; クア/
97K ケ\^7C1U|カ5o瓣「シ惊ミテイ.0貓PKIJリ樺#word/webSettings.xml湖行0= at_暄0JHR(J/ミ\Gi7d\$m" 51
累z滲 _im>Q42
m。A
<E>
py?=◆Q4 ◆ 飯W F#寔MUH;`1ヒ捏Lヘキ恆6ウ\$o 帚y° 8|\$sサ}uきキZKJ
ZyD+,SイZCX渠% ニレ禰b?xb9
Eqct舜PK!.テキ xDword/styles.xml◆^rロFセア° ◆錦E被
擺h+v\q奈=C外PDbI,涕V◆rヒマ!9操U0I5ツー==!D7W併\$q0モ_OwマラMi龜v9oD中2f◆ Gトセツ 萱棍サ:イ貢/X五
村?晒'歎?Lウ姨、意◆社格ル チA◆ナツK?必テウ儉ヘ突9雀セ"コBト\Aソテ\$"2O釈2u唆k感kD"MAロE、-シ0v】 ♪汕ニ幹
T}Lホ リg2ホR銃。簾a8ナa給0縊ウヌq] xi8
入簾アfL=洵嫁◆・歿テa】
\$1,紹#キ◆wv0+ス\$3+ ヒ|ト O期剤o入_漚。ケ^ro ;タ?FXZ階Y%求_外K治-ア仗&<ケ8 ハ\$フnF蘿fp"蓋0
I|b< ケ◆ア"Xs!b\$併g`倔 z1J | o}アT!xア< -◆リI
ユツオ6z山◆蜷ニレ[Q質SヌAw轍W1◆jGナ
丿耗◆"尺8n/bリヘト{@~m='c]付アメラチW潔M[CVユイDQ繩Jミ4ヨイトH繩JH4ヨイD@繩甘WT◆ク「簾+|沖E饒
Oテ,jN:lлу&)8羨秕& r鉢トXV{YNVMU、モ/r%2セIH_◆9 b9 *モ 嘸鷦Dツ" エイ\$,*カメチy棘b.]@\$ホシユ~K餃
満I-Q#某}^ホ3g2ヌ鼓6d[Bヒh◆giXウ布3i\$kツイ^ "W衿4◆dイ鬚礪エロDG/Eコ3ワクハカ瀰 ケ/_ 「yホD{ハ'隸 橙
1>v輝g9◆'ハr蟠邪 隅仔\$遁*ハマ@#=懽O-◆m土渥|懽O}:殉セクQ笏宋52Pリ漱*◆2-リ*aX吟ト&シW崇イ
nトMネメカヤ!<ホ@
"片° タdE\B 8所<◆已ツ。。
jNハト鳶w#K|vヤ.2j笠セ豎9メ>92-リI|ウ9ヒ懽叨a入Ebモ シイソjNo},T&◆j" \$-入S/\e6o-リ*aルシタ/ >*r*gS◆Y糧イ&舒

&uC" ンメy-リワ'9オH" 懐 ○♀謄bsテV)サソv@" カM謄@a{アDイ也X8 %,Kuナnネヤ
yゴ!oP7謄餉シ @柳サ;,&アケチj他 @lz-@E&7!%o<文 (IU/它ツ 真-y-リ*aY&`N0,nホコ!oツ室!oP7謄餉シ
@柳サ;,&アケチj他 @lz-@E&アka+y綱◆謄@a;イJ" 加WJ◆y死ナvP ヒ7罕5ypハセ@uC" uC" nネヤ極約コ#o,ア/トヲT\$oカ7桙
蒐` カM謄@a{アDイ名 XI焚,1-2!ofk&癆=qワヤ

yv†

yレ努3Hw謄外bs◆"yリ 卯謄bs◆fテE/‡Sk◆zマ ソユ@◆8

h6 ノD工「 HK外ト夸n ハ+◆ツ{P dイ"

%" 露升[:>◆/薩るうc通ウヤ接シy-Fナn!u観yagvウ ブ 抛~ア|ク" I貌:p纏 犀u ||2}>/[拾C‡Z積鶴ホニテウ3モ"-M
:族ヨ-2イ ゾ 厦M惄=b1ヨ-;◆才

◆口ワ°。 9~ テツTサツF-宰~:r7z膺殼遂\xアヨ!}Wh鶴怪イミ气 L\$サ,リオ于詛?嘔ノ兆\$o>カ]Uz" =EP1
72SキルwixXムP;ル{ <Uスツ5YWイロウツ vi◆/Rc1ミWモAシ Xx>Q ◆マ莫j\$f凭リテL^A碧E/コJ&ロe玉闌j&集
遭;捷Gオケ◆セヨ6、ミ模zm !T4Q}vヨイネ\ロ 罷(陰けシ) メネニリ4
?s\u・Vセ・「 }ヤ?6粘◆ホム輯 W蘊#/鎖齊b疏◆]Iオ4g「築V}ヤ◆ヘ9ヤ蒼R泳コp冥ナ智キソワ" ンVIIIス ?}渝
~ヒ(@#A)◆u>g e'3 L<djセ 終yf 夕ハ 麻サ加U聲13點ホンX]ヤウ ムiii &ヨウ搓 ◆ 蔓漸72b6Vテ困モ詰
52rm-b // Ms. ャ!◆74]7リmン乘y6^z:<◆ニtツ)黍0!Yxオウ+<ア WKア xg—Ruホ5ホ
◆又;pウ)I跳

毘オL鶴0オヤ^km攘ラ?

okq/トウシ0瑁Z/◆ヒ,@}X4S髪混 PK!饅TメリI

word/numbering.xml]Wヒnヤ0ン#濁m馳7jヲ備JEP!4扱' ,◆!'=.'ロ~Oモ的I:イル&セ>!!瞬sxtナ剝・ホ! =/◆y萎
Mホ ホ3)HD」」 g⑥ 2>%

ト:糸ヨオ」アヤ JgRql(済^)遮,ノ\$Oア。S/マイクRe「L荘b蔣HI-gニコr6」Y>j シ慕粧2N)3コ0イA

斷Tム 」チ:H~° &rホj\>\$[ヤp<sV評HアFDkX=オ勲D° ハ/ @「 H 9◆8テ「 cロc腋峻ロ◆sオワヨ

#外 OオQ82wエ.y%Dh-ス,Dテ/駅 IX◆3f+6Y、-\$叫「 kcエVa

OY昨O訶Sツ{ZYXn

6#5) ヲ向aUHA危ノA鄂Y拉モ◆性ニt {ウ2イテ02[ツモ7/n

#O#リZ,讐オ[KI]動ケF◆メスIU1 ヤアア7Dw7?繋~9ホ_nY~+ツ フB9ムホ%)惺団8eイ

イ(&3憩后evxk力 }◆q頷シマ ハイボ~yヨ◆程鱸◆)誇)呴A" v\$イウEミル勒マ ◆?= u#IZ◆vミ釣◆。cヤ jQ>A入-ぼ!
アホAツ j◆コCチリオq!CbノaK.鱸A壹\9是 リ陟vHヤ7xイK譯富ヨホEO"K ヌj◆A\リyツ很◆仙

x7kPKIN\$錨x\docProps/core.xml 「(◆QO"0メ MK° G;c\$jx墜ト腔オ=イvM[!{#

&セ ンツハY{0VTj♦A(Vq。33 ツ)

ヤ」鑑イR0CG-h繫` dLア2 *

-')2=C輻干e赤湿B I2:53芭 粉(ア寂龠♦H杖、`匂p♦ ハY"!ム:0メルミVヨ燃ケ」敞fsヨ{ 蛙Xレ 枠

1♦X>ソカオ♦5^1@y=Y黻+!マ 鎔v

7u>fコハ腆叩濤pヤ+テ]Dセ宴eFh軀ツ#^]R♦9W アN6wリ区 i%}j}♦x'メヰs=^!*(塗\$メK綺JrgウソqヲKネXアa\$|脯!閑
=PK!S4ツ隔word/fontTable.xml]7警nレ@♦放ヨ章^@T、「IM1 x\${=8|/セ.メセA髭+オ/ヴユ_。又苗R1#9> ?gホ/n=W
嶢@2升嶋8テH」ワニGM 口 B啜+8m「)戊「 ナリ

ヨ、♦IM(7t]レ <>06 ;

Fコ雋_ {♦et罨P(xか/Q-<&Z(a妍 /znマ#献V慢68 ♦0#` 鮐♦ツ♦君維Dケ、メ1|潮 3芙トc羨・蝶カ3e;+yBFn\l6 a
アシチ ♦カb ナ<牢レU\$七才

压ル♦:@^YE レ肅O讓_トUW@i富入3gワV巔テbWq例ヰ-ツ藹Xメ条ZCvK♦レ 7NoMjuk\7nツ)kT7憲*獅q=銳<Ik
覲カ]P{陸カワ 乾(15q爛pカバカUロカMC>lcJw".ヤ8淑V I ♦ウ粹]アmヰoヤ"oタ售入 I-贊!Z♦P幅♦r y |
川|Qニ P、オXソスル/、オ/勲サ,g?無淪サ輝。八

0;k=&♦?♦モヨヒ&モ?♦ツ:q歎}タ;JNオンcl♦ハ♦醴3#野眺yPK!-a docProps/app.xml 「(彝チn1ス#オス7NB(i4q♦。

Fハカ=♦b蓋-口種眸G1ニ&q{z v♦->加X」ハ嘆9頷ヒ唆カ2ヒy]8勇按ヤB[φr「シ薈_チワ[>*10aZエbt=♦a+B詳:
索1♦%ウM」\$^Y 「瑛リ♦3|敬jヤマワaa\m悽.ユコL惲]オq\$呂♦モ""應鏡mc♦Be」ミ彬々80K--タス 瑞sb:ウ呆BF .
eシwN+) "ルヒ?)驚-M,nvFi-|ネハツ羈 %|T♦瑚6/某クUbウRh恵シ: -#ヲ(メボ"/-雌5ハh}ヤ7コ跡Y|都E-シ&茶iヤ+vXサ=°
>レ>リ>° >F#ス♦t遮♦V%p:併N

5NEV*j7

}b♦檻ヨyア。S慄/珮?カホ?ル ヨ&マソ?Wルオ麦/O/, *ヨNネ曝wc簡1

Yヤ駭ハ難ヘアS餽ウト? #♦?ヨ益 リ?ウKモ椒D)PK-! "ヨ[Content_Types].xmlPK-!#Nニ_rels/.relsPK-!6H鰐
セword/_rels/document.xml.relsPK-!E!ツL word/document.xmlPK-!♦sUt° N+word/footnotes.xmlPK-
!@!;u!,word/endnotes.xmlPK-!{oR.word/theme/theme1.xmlPK-!e-6ceyc5word/settings.xmlPK-!Jリ権
サ:word/webSettings.xmlPK-!。テネxD;word/styles.xmlPK-!饗TメリI
&Eword/numbering.xmlPK-!N\$鏡xレ.HdocProps/core.xmlPK-!S4ツ隔Jword/fontTable.xmlPK-!-a
♦docProps/app.xmlPKオP