ベンチマーク"Time to retire our benchmarks" -- Rob Aitken, 2010 CAD Benchmarking Laboratory (CBL) at North Carolina State University High Level Synthesis Resources at UCSB Advanced EDA Benchmark Datasets
ソフトウェアHITEC/PROOFS: A Sequential Circuit Test Generation and Fault Simulation Package CAD Software at University of California, Berkeley |